Building on the XPS design, an 8x8 pixel array IC providing An integrated circuit providing 64 channels of low-noise signal processing electronics in an 8x8 pixel arrangement has been developed as part of an integrated silicon detector array for high count-rate x-ray spectroscopy applications. Each pixel features low-noise charge integration, programmable peaking time and gain, and an off-chip driver. The 8x8 pixel IC builds upon our previous development of the XPS chip, a 1-dimensional preamplifier-shaper IC for linear silicon detector arrays. The new pixel design features significant improvements to the shaper and output driver stages, including digital peaking time and gain selection, and a low-power charge driverkeceiver design. When operated with a cooled, low-capacitance silicon detector, an energy resolution of -210 eV FWHM was obtained for 5.89 keV x-rays.
I. INTRODUCTION
CMOS integrated circuits that provide many channels of low-noise charge-sensitive preamplifiers and signal processing electronics on a single chip have been developed for use with segmented silicon detector arrays. This approach offers the following advantages over discrete designs: a) better noise performance due to reduced detector capacitance and reduced leakage current, b) high total count rate capability by distributing the flux over many channels, c) the availability of position information, and d) relatively low power consumption and mass. Integrating both preamplifier and spectroscopic amplifier features such as variable pulse shaping and programmable gain into a single ASIC can therefore provide a compact, relatively low cost detector system with excellent noise performance.
We have pursued the development of such ASICs for use in x-ray fluorescence and x-ray absorption spectroscopy detector systems at synchrotron light sources, and for potential use in satellite borne radiation detectors, which require good noise performance, low power consumption, and low weight. For the readout of 1-dimentional silicon diode arrays, the 32 channel XPS IC has previously been developed, and is described in [I]. Each of the 32 parallel channels consists of a charge integrator, variable peaking-time pulse shaper, programmable gain stage, and output driver stage. The performance of the final IC, in the full 64 channel spectroscopy system originally reported on in [ 2 ] , is described in Section 11. 64 channels of low-noise signal processing electronics has been designed as part of an integrated 8x8 silicon detector array for high count-rate, low-noise x-ray applications. The pixel IC will be bump bonded to a pixilafed silicon diode array having I mm' elements. This 2-D layout results in a better detector geometry and a more compact assembly.
The new IC implements the basic functionality of the X P S design-low noise charge integration, on-chip variable shaping and gain, off-chip drivers-but with significant design modifications that enhance the performance and userfriendliness of the ASIC. The design and testing of the 8x8 array IC is discussed in Section 111.
In recent years, other groups have developed CMOS ASICs for silicon and CzT detector arrays that integrate both similar and more complex features, such as pole-zero cancellation and baseline holding circuits [3-61. Our approach has been straightforward, using a gated feedback scheme and focusing on integrating a large number of channels with relatively low power consumption.
A 64 CHANNEL DETECTOR USING THE XPS IC

A. Operation of the XPS IC
Each of the 32 channels of the XPS IC collect and Drocess x-ray photons independently. Charge from photons absorbed in the detector is integrated onto a IO fF feedback capacitance in the preamplifier of each channel. The output of the preamplifier is processed by a CR-RCZ pulse shaper that has a variable peaking time range of 0.5pS-4@, and programmable gain range of 1 to 8. This processing stage is followed by a a programmable gain of 4, and a fixed gain of 10. The output signal is a shaped pulse that ranges approximately 0 to -2 volts, matching the input range of the discrete peak-detecting ADCs designed for the detector system [7J. The output is able to drive a 100 pF load in parallel with 10 kR, which is approximately that of the ADC and 2 meters of ribbon cable.
The preamplifiers are operated in switched-reset mode. A schematic diagram of the reset scheme is given in Figure 1 , and is described as follows: while each channel has its own signal processing chain, there is also a wired-OR output from all 32 preamplifiers that tracks the integrator output voltage for the most active channel. Using this saturation signal as a reference, the reset circuit in each preamplifier is gated "on" at a preset bias level in order to effect the reset. The rate and duration of the reset is controlled by external circuitry, which triggers at a preset value and asserts the reset until the saturation voltage returns to the input reference level. During the time reset is active, the ADCs are gated "off' with an inhibit signal that encloses the entire reset event. 
B. Measurements
A prototype detector module is shown in Figure 3 . It consists of two 32 channel XPS ICs and a 64 element silicon diode array with capacitance of -0.2 pF/strip. The detector module is housed in a cryostat assembly, which provides electrical I/O connections and a high-vacuum chamber for the required thermoelectric cooler. The entire system consists of a rack-mounted bias and reset control unit, the cryostat containing the detector module, a CAMAC crate with ADC and histogramming memory modules, and a PC [2] . "Fe spectra measured with the above 64 channel system are shown in Figure 4 . They demonstrate the performance of the system at different count rates and peaking times. 
THE 8x8 PIXEL IC
A. ICDesign development of an 8x8 pixel detector assembly for high-rate, low-noise x-ray spectroscopy. Several improvements were implemented on the 8x8 IC as follows: 1) a 4-bit, digitally programmable peaking time range of 0.5 microseconds to 7.5 microseconds, as proposed in [2] , 2) a CR-RC' shaper and The previous work on the X P S IC has led to the I 9-109 The new shaper section uses a 4-bit binary capacitor array with fixed-current, high-linearity transconductors, rather than the fixed capacitance-variable bansconductance X P S design.
The new design allows the peaking time to be easily and accurately programmed once a single bias voltage (Vshap) has been calibrated for the correct peaking time range. A noninverting gain block is provided following each RC stage to normalize the input signal to a maximum value for peach successive stage, thereby minimizing degradation of the signal-to-noise ratio of the processed signal. It is necessary to consider the noise contribution of the filters in this case, because the impedances of the elements used are necessarily large due to power and space limitations. In this design, tradeoffs exist between the transconductance and the capacitance required to achieve a given time constant. Larger values of tranconductance minimize the noise contribution of the filter, but require larger capacitance values, which in tum require more power to drive, especially at the integrator output where the values are 6 times larger in order to achieve a gain of 6 in the first shaping filter. Larger capacitors, i.e. >lo's of pF, also occupy a relatively large area even when a high-value capacitor option is provided by the fabrication process. In this design, a transconductance of -4 microsiemens results in a minimal noise contribution for the five filter stages, which is stages. The corresponding maximum capacitance for the largest time constant in this design is -7.5 pF. As is the case for the XPS shaper, high-linearity transconductor designs are required in order to maintain signal integrity over a wide input signal range [8].
A 5-bit programmable gain stage is AC-coupled to the shaper output, and also acts as the output stage. A block diagram of the output stage and its discrete receiver is shown in Figure 6 . The "active termination" design uses a small series capacitor at the output of the gain stage to couple it to the pad. The rest of the circuit is formed by a single-ended cable and a standard charge-sensitive amplifier. The voltage output of this stage is the ratio of the feedback capacitance to the on-chip coupling capacitance. Since the external connection point is a virtual ground node, the output stage sees only the series capacitance load (1pF) so that the cable capacitance is irrelevant, which removes the necessity for a large on-chip driver. These conditions hold true so long as the loop gain of the charge receiver is high. A gain-stage bandwidth control is provided (Vbw) to adjust the low-frequency cutoff of the ACcoupling so that the pulse shape will not be distorted.
During the simulation phase of the overall design, a resistor network representing all of the significant interconnect busses was generated for the pixel cell, and for the vertical and horizontal power and bias busses. This circuit was used as a module into which the extracted layout was inserted, thereby m o d e h g both the capacitive and resistive elements of the toplevel design. Using this model, assessment of the power supply partitioning and power distribution busses resulted in significant improvements in the simulated performance, allowing the response of pixels at extreme geographic locations on the die to be compared. Figure 7 . This is the assembly Will Consist Of the pictured detector bump-bonded to the Basic testing Of both the 8x8 array and a prototype in test measurements with a &&channel system, achieving an gX8 pixel array IC based on the xps design has been designed and tested. The IC will be bump-bonded to pixilated silicon 2x2 array have shown that the salient features of the design, i.e. the preamplifier, shaper, gain, and bias and control stages, have been implemented successfully. diode arrays. Improvements Over the xps IC include convenient use of shift registers for digital of most functions, CR-RC4 pulse shaping, and a low power ouput stage design. Due to careful layout the channel-to-channel coupling has been kept at < I % for adjacent channels. In initial tests of the ICs wire-bonded to pixilated detectors an energy resolution of -210 eV FWHM has been measured for the 5.89 keV x-rays. The integration of preamplifier and spectroscopic amplifier, with features such as variable pulse shaping and programmable gain, into a multi-channel ASIC provides a compact, relatively low cost detector readout with excellent noise performance. Such ASICs are suitable for use in x-ray fluorescence and x-ray absorption spectroscopy, and for radiation detection in space in satellite missions. The channel-to-channel isolation of adjacent outputs was of particular concern in this design since the relatively large die size requires long, parallel output traces. For this reason, the output coupling capacitor was placed at the pixel, which effectively treats the long metallization as part of the virtual ground node. An oscilloscope measurement of the response of two adjacent channels connected to the receiver with a 1 meter coax cable indicates that the adjacent channel coupling is approximately +/-1%. 
